

## Eric Finnerty

### Associate

[efinnerty@foley.com](mailto:efinnerty@foley.com)

New York

212.338.3459



Eric Finnerty is an associate with Foley & Lardner LLP and a member of the Electronics Practice Group. Eric's patent prosecution experience includes preparing and prosecuting domestic and international patent applications across a variety of technology areas, such as data science and analytics, machine learning and artificial intelligence, computer networking, advertising and marketing, medical devices, semiconductor devices and materials, financial technology and business methods, wireless communications, autonomous vehicle systems, signal processing, nanomaterials, microfluidic devices, and optics.

Eric's patent litigation experience includes preparing infringement contentions, preparing claim charts, performing analysis of competing products, and performing in-depth source code reviews.

Prior to joining Foley, Eric was a research assistant at the University of Massachusetts, where he designed and implemented graph computing accelerators on field programmable gate arrays (FPGAs).

### Presentations and Publications

- Co-author, "Dr. BFS: Data Centric Breadth-First Search on FPGAs," *2019 56th ACM/IEEE Design Automation Conference* (August 22, 2019)
- Co-author, "Software Hardware Co-Optimized BFS on FPGAs," *FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays* (February, 2019)

### Practice Areas

- [Electronics](#)
- [Intellectual Property](#)

### Education

- The George Washington University Law School (J.D., 2022)
- University of Massachusetts (M.S.E., 2019; B.S.E., 2018)

## Admissions

- U.S. Patent and Trademark Office
- District of Columbia
- *not admitted in New York; practice limited to matters and proceedings before the USPTO*